

[Cisco](#) > [Inside Cisco IOS Software Architecture](#) > [6. Cisco 7500 Routers](#) > **Summary**

[See All Titles](#)

[< BACK](#)

[Make Note](#) | [Bookmark](#)

[CONTINUE >](#)

## Summary

This chapter discusses the hardware architecture of the Cisco 7500 series routers. The 7500 router architecture has a 1-Gbps data bus known as the CyBus. The central CPU on the RSP supports fast, optimum, and process switching methods. The VIP architecture distributes the packet switching operations to the VIP CPU scaling the 7500 architecture.

Last updated on 12/5/2001  
Inside Cisco IOS Software Architecture, © 2002 Cisco Press

[< BACK](#)

[Make Note](#) | [Bookmark](#)

[CONTINUE >](#)



[About Us](#) | [Advertise On InformIT](#) | [Contact Us](#) | [Legal Notice](#) | [Privacy Policy](#)



© 2001 Pearson Education, Inc. InformIT Division. All rights reserved. 201 West 103rd Street, Indianapolis, IN 46290